Area Efficient Sorting Unit Using Scalable Digital CMOS Comparator
نویسندگان
چکیده
Sorting is the process of arranging the data into a meaningful order so that we can analyze it more effectively. Sorting is a key requirement in many applications like digital signal processing, scientific computing, network processing etc. This paper presents an area efficient technique for designing high throughput and low latency sorting units. Two popular parallel sorting algorithms are used in this paper, they are Bitonic sorting network and odd-even merge sorting network. These sorting units utilize parallel sorting method which uses Compare-and-Exchange (CAE) blocks. When number of inputs increases, the number of CAE blocks also increases and hence the area increases. To obtain an area efficient sorting network, CAE blocks used in parallel sorting units are replaced with scalable CMOS comparators. Sorting units are coded in VHDL, simulated using Modelsim SE 10.0b and implemented in FPGA using Xilinx ISE for analysis. Keywords Scalable CMOS comparator, Bitonic sorting, oddeven merge sorting, max-set-selection, partial sorting.
منابع مشابه
A Low Power 8-bit Magnitude Comparator with Small Transistor Count using Hybrid PTL/CMOS Logic
Magnitude comparison is one of the basic functions used for sorting in microprocessor, digital signal processing, so a high performance, effective magnitude comparator is required. The main objective of this paper is to provide new low power, area solution for Very Large Scale Integration (VLSI) designers. At circuit level, Hybrid PTL/CMOS Logic style gives best results over CMOS only and PTL o...
متن کاملComparator Design Analysis using Efficient Low Power Full Adder
In today’s electronic industry, low power has emerged as principle theme. This reduction in power consumption and also in form of area, it makes the devices more reliable and efficient. So, CMOS technology has been developed which become best known for low power consumption and miniaturization in chip sizes. In a large-scale digital systems design, Comparator is a eminent to be the useful unit ...
متن کاملHybridized Power Efficient 32 bit Comparator using Less Transistor Count
Comparators are basic design element in digital VLSI design, digital signal processors (DSP) and data processing application-specific integrated circuits (ASIC).This paper comprises of design of 32bit comparator. The above said designs are prepared by combining two different design approaches: Gate Diffusion Input (GDI) and PTL .The two mentioned design approaches are designed in a way to endow...
متن کاملA Novel Design Based Approach of High Performance CMOS Based Comparator Using PSpice
A new continuous-time CMOS current comparator having high speed and low power is proposed as an important component of current mode signal processing unit. It comprises of CMOS complementary amplifier with a feedback MOS resistor, two resistive load amplifiers and two CMOS inverters. Short response delay, low power consumption and small area are some of its features. Due to the absence of bias ...
متن کاملAnalysis of Low Power and Area efficient CMOS Comparator Design
In this Paper presents a new dynamic comparator is compared in terms of their voltage, speed and power. A new dynamic comparator which shows lower input offset voltage and high load drivability than the conventional dynamic comparators. This comparator not only achieves low offset but also exhibit high speed and low power in its operation, which can be used for low power high speed ADC applicat...
متن کامل